英文字典中文字典


英文字典中文字典51ZiDian.com



中文字典辞典   英文字典 a   b   c   d   e   f   g   h   i   j   k   l   m   n   o   p   q   r   s   t   u   v   w   x   y   z       







请输入英文单字，中文词皆可：

unknowable    音标拼音: [ənn'oəbəl]
a. 不能知道的,不可知的

不能知道的,不可知的

unknowable
adj 1: not knowable; "the unknowable mysteries of life" [ant:
{cognisable}, {cognizable}, {cognoscible}, {knowable}]

Unknowable \Unknowable\
See {knowable}.


请选择你想看的字典辞典：
单词字典翻译
unknowable查看　unknowable　在百度字典中的解释百度英翻中〔查看〕
unknowable查看　unknowable　在Google字典中的解释Google英翻中〔查看〕
unknowable查看　unknowable　在Yahoo字典中的解释Yahoo英翻中〔查看〕

安装中文字典英文字典查询工具!


中文字典英文字典工具:
选择颜色:
输入中英文单字

































































英文字典中文字典相关资料:


  • AXI Permissions - AXI Permissions - XAPP1353 - AMD
    The AxProt [2:0] (ARPROT and AWPROT, collectively) holds the permission levels for the AXI transaction AxProt [0] indicates the Privilege level, AxProt [1] indicates Security level, and AxProt [2] indicates whether it's an instruction or data type transaction
  • AMBA® AXI Protocol Specification
    Each AXI channel transfers information in only one direction, and the architecture does not require any fixed relationship between the channels This means that a register stage can be inserted at any point in any channel at the cost of an additional cycle of latency
  • AMBA AXI Protocol Specification - ARM architecture family
    The AXI protocol is burst-based, and the master begins each burst by driving transfer control information and the address of the first byte in the transfer As the burst transaction progresses, it is the responsibility of the slave to calculate the addresses of subsequent transfers in the burst
  • AXI Reference Guide - Verien
    Advanced eXensible Interface (AXI) Reference Guide with descriptions of the basic transfers for Xilinx IP Describes full AXI4, AXI4 Lite, and AXI Streaming Protocols
  • Birla Institute of Technology and Science, Pilani (BITS Pilani)
    AXI is an interface specification that defines the interface of IP blocks There are only two AXI interface types, master and slave AXI interconnect interfaces contain the same signals, which makes integration of different IP relatively simple AXI Protocol Overview
  • AMBA® AXI Protocol
    Describes system debug, trace, and monitoring features of the AXI protocol, such as Memory System Resource Partitioning and Monitoring (MPAM), Memory Tagging Extension (MTE), and User Loopback and User defined signaling
  • AXI Bus security related protocol - Stack Overflow
    AxPROTS [0] :- privileged means some kind of administrative access, like when we update any system write access to ROM, so you can say some kind of root access
  • AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ACE . . .
    Read this for a description of the AXI protocol and signaling that supports out-of-order transaction completion and the issuing of multiple outstanding addresses
  • AXI3 AXI4 Instruction Format - AXI3 AXI4 Instruction Format - 1. 0 . . .
    AXI user field for Read Write commands For phase done command, bit 0 must be set to 1 If the address pattern field is 2'b00, "Linear address", then this field is equal to (2 ^ axiSize)* (axiLen + 1) for WRAP and INCR bursts and equal to (2 ^ axiSize) for FIXED burst
  • AXI User Sideband Properties - AXI User Sideband Properties - 5. 0 . . . - AMD
    To control advanced transaction behavior the AXI User bits ARUSER and AWUSER are utilized to define a sideband protocol The format is the same for both ARUSER and AWUSER but differs in available transactions





中文字典-英文字典  2005-2009